-
Senior Thesis –
Haverford College;
Focused on Simultaneous Multithreaded processor architectures, specifically how SMT combines thread-level parallelism and instruction level-parallelism via dynamic thread scheduling. I also investigated the effect of increasing parallelism, or the number of instructions per cycle, on the overall performance of the processor and its power consumption in comparison to superscalar and multithreaded architectures.